Hacker News
new
|
past
|
comments
|
ask
|
show
|
jobs
|
submit
login
kazagistar
on Aug 18, 2013
|
parent
|
context
|
favorite
| on:
Update on STM
Is there any plans to work hardware transactional memory into the mix?
kingkilr
on Aug 18, 2013
[–]
Current HTM implementations limit the size of a transaction to the L1 cache, so for the time being, no.
4buser
on Aug 19, 2013
|
parent
[–]
Even new Intel Haswell's STM?
sanxiyn
on Aug 19, 2013
|
root
|
parent
[–]
Yes, Intel TSX too has a limited transaction size.
Guidelines
|
FAQ
|
Lists
|
API
|
Security
|
Legal
|
Apply to YC
|
Contact
Search:
