On: AMD's Turin: 5th Gen EPYC Launched

[dmitrygr]

That would require either rewriting drivers to never use DMA or making sure that all DMA controllers are able to write into and read from L3 directly.