Hacker News new | past | comments | ask | show | jobs | submit login

It isn't documented. I figured it out by looking at the github you linked and then looking at register values and trying to guess what they mean.

About the pixel valves.

The chip has three pixel valves. One is for DSI0, one is for DSI1, and the final one (pixel valve 2) is shared between HDMI and composite.




Thank you for the info, Alistair! Nice work.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: