IIRC, and this is secondhand from folks at MIT Instrumentation Lab, it was a simplified version of core memory. Ones were represented by cores and zeroes by the absence of cores, so the memory woudnt need the write cycle after the read to restore the state of the memory and there was no need to boot the memory.
