On: Verilog Simulation with Verilator and SDL

[WillFlux]

I can empathise. I was aware of Verilator for ages before I started simulating my own designs with it. The Verilator documentation is good, but it can do so much that it's hard to know where to start.