Hacker News new | past | comments | ask | show | jobs | submit login




That's for the instruction selection patterns, no? I couldn't see a pipeline model in there last time I checked.

P.S. GCC descs are a goldmine for old arch's.


That is true, but I think this is the case for all the ARM cores. I didn't spot a scheduler for Cortex-A73, for example.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: