Joking aside, we very well may one day have more memory available that 64 address lines can handle. RISC-V’s spec does have a stub chapter for “RV128”
Joking aside, we very well may one day have more memory available that 64 address lines can handle. RISC-V’s spec does have a stub chapter for “RV128”