Hacker News new | past | comments | ask | show | jobs | submit login

If your stack is NUMA aware, and can manage that 4/8 partitions, enabling it would seem to reduce memory contention between chiplets; even if there isn't a latency penalty for going a bit farther to memory (which there likely is, but probably small)



The STREAM benchmark doesn't have any memory contention at all. Its basically a full tilt "write to memory / read from memory" kind of benchmark.


I would expect memory bus contention in a benchmark like that.




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: