Hacker News new | past | comments | ask | show | jobs | submit login

Perhaps, as article sort of suggests, inside the IO chiplet there are four quadrants that each have two memory controllers associated with them, and the cross-quadrant bandwidth isn't sufficient for 75% non-local memory bandwidth.



I made a video yesterday with some details on this topic: https://youtu.be/ghFx_jyP1U8?t=390




Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: