Hacker News new | past | comments | ask | show | jobs | submit login

to be clear: I do not know whether IO on ARM is cache coherent or not, I'm just pointing out that just because all CPUs are cache coherent it doesn't imply that peripherals on external buses must be as well.



Guidelines | FAQ | Lists | API | Security | Legal | Apply to YC | Contact

Search: