The main reason to adopt a belt is that you don't need to encode the destination (or destinations on an instruction that returns multiple values). Instruction cache pressure is typically a critical design constraint on VLIW machines which is presumably why they went this route.
Also, that simplifies the compilers job and ties into the spiller design, etc.
Also, that simplifies the compilers job and ties into the spiller design, etc.